

128K x 8 SRAM WITH DUAL CHIP ENABLE ULTRA LOW POWER

AVAILABLE AS MILITARY SPECIFICATIONS


•MIL-STD-883, para. 1.2.2 compliant

FEATURES

- High Speed: 30 ns
- Low active power: 715 mW worst case
- Low CMOS standby power: 3.3 mW worst case
- 2.0V data retention, Ultra Low 0.3mW worst case power dissipation
- · Battery backup applications
- Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE1\, CE2, and OE\ options

OPTIONS • Timing	MARKING	3
30ns access	-30	
• Package(s) Ceramic DIP (400 mil)	С	No. 111
• Temperature Military (-55°C to +125°C)	MIL	
• Options 2V data retention/very low po	ower LL	

For more products and information please visit our web site at www.austinsemiconductor.com



GENERAL DESCRIPTION


The MT5C1008 SRAM is a high-performance CMOS static RAM organized as 131, 072 words by 8 bits, offering low active power and ultra low standby and data retention current levels. Easy memory expansion is provided by an active LOW Chip Enable (CE1\), an active HIGH Chip Enable (CE2), and active Low Output Enable (OE\), and three-state drivers. Writing to the device is accomplished by taking Chip Enable One (CE1\) and Write Enable (WE\) inputs LOW and Chip Enable Two (CE2) input HIGH. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A16).

Reading from the device is accomplished by taking Chip Enable One (CE_1) and Output Enable (OE_2) LOW while forcing Write Enable (WE\) and Chip Enable Two (CE_2) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output (I/O0 through I/O7) are placed in a high-impedance state when the device is deselected (CE1\) HIGH or CE2 LOW), the outputs are disabled (OE\ HIGH), or during a write operation (CE1\LOW, CE2 HIGH, and WE\LOW).


1

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

THO THE TABLE						
MODE	OE\	CE1\	CE2	WE\	I/O0 - I/O7	POWER
Power-Down	X	Н	Х	X	High Z	Standby (I _{SB})
Power-Down	Х	Х	L	Х	High Z	Standby (I _{SB})
Read	L	L	Н	Н	Data Out	Active (I _{CC})
Write	Х	L	Н	L	Data In	Active (I _{CC})
Selected, Outputs Disabled	Н	L	Н	Н	High Z	Active (I _{CC})



ABSOLUTE MAXIMUM RATINGS*

Supply Voltage Range on Vcc to Relative G	ND^1 0.5V to +7.0V
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	55°C to +125°C
DC Voltage Applied to Outputs	
in High Z State ¹	0.5V to $Vcc + 0.5$ V
DC Input Voltage ¹	0.5V to $Vcc + 0.5$ V

*Stresses at or greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods will affect reliability. Refer to page 17 of this data sheet for a technical note on this subject.

** Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow, and humidity.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

 $(-55^{\circ}\text{C} < \text{T}_{\text{C}} < 125^{\circ}\text{C}; \ \text{V}_{\text{CC}} = 5.0\text{V} + 10\%)$

			-	·30		
PARAMETER	CONDITIONS	SYM	MIN	MAX	UNITS	NOTES
Output HIGH Voltage	$Vcc = MIN, I_{OH} = -4.0 \text{ mA}$	V_{OH}	2.4		V	
Output LOW Voltage	$Vcc = MIN, I_{OL} = 8.0 \text{ mA}$	V_{OL}		0.4	V	
Input HIGH Voltage		V_{IH}	2.2	V _{CC} +0.3	V	
Input LOW Voltage		V_{IL}	-0.3	0.8	V	1
Input Load Current	GND ≤ V _I ≤ Vcc	I _{IX}	-10	+10	μA	
Output Leakage Current	GND $\leq V_{l} \leq Vcc$, Output Disabled	I _{OZ}	-10	+10	μA	
Vcc Operating Supply Current	$Vcc = MAX$, $I_{OUT} = 0 mA$ $f = f = 1/t_{RC}$	I _{CC}		130	mA	
Automatic CE Power- Down Current - TTL Inputs	MAX Vcc, CE1\ \geq V _{IH} or CE2 \leq V _{IL} , V _{IN} \geq V _{IH} or V _{IN} \leq V _{IL} , f = f _{MAX}	I _{SB1}		4	mA	
Automatic CE Power- Down Current - CMOS Inputs	MAX Vcc, CE1\ \geq Vcc - 0.3V, or CE2 \leq 0.3V, V _{IN} \geq Vcc - 0.3V, or V _{IN} \leq 0.3V, f = 0	I _{SB2}		0.6	mA	

NOTES:


1. VIL(MIN) = -2.0V for pulse durations of less than 20ns.

CAPACITANCE1

PARAMETER	CONDITIONS	SYM	MAX	UNITS
Input Capacitance (A0 - A16)		C _{IN}	8	pF
Input Capacitance (CE WE OE\)	TA = 25°C, f = 1MHz, Vcc = 5.0V	C _{CLK}	10	pF
Output Capacitance	5.0	C _{OUT}	12	pF

NOTES:

AC TEST LOADS AND WAVEFORMS



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT


167Ω

1.73\

DATA RETENTION CHARACTERISTICS (-55°C < T_c < 125°C; V_{cc} = 5.0V +10%)

PARAMETER	CONDITIONS	SYM	MIN	MAX	UNITS
Vcc for Data Retention		V_{DR}	2.0		V
Data Retention Current	0.2V, Vcc = V_{DR} = 2.0V, CE1\ \geq Vcc - 0.3V or CE2 \leq 0.3V,	I _{CCDR}		150	μA
Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$	t _{CDR}	0		ns
Operation Recovery Time		t _R	200		μs

DATA RETENTION WAVEFORM



^{1.} Tested initially and after any design or process changes that may effect these parameters.

SWITCHING CHARACTERISTICS¹ (-55°C < T_C < 125°C; V_{CC} = 5.0V +10%)

		-:	30		
PARAMETER	SYM	MIN	MAX	UNITS	NOTES
READ CYCLE		Т	T	1	1
Read Cycle Time	t _{RC}	30		ns	
Address to Data Valid	t _{AA}		30	ns	
Data Hold from Address Change	t _{OHA}	3		ns	
CE1\ LOW to Data Valid, CE2 HIGH to Data Valid	t _{ACE}		30	ns	
OE\ LOW to Data Valid	t _{DOE}		12	ns	
OE\ LOW to Low Z	t _{LZOE}	0		ns	
OE\ HIGH to High Z	t _{HZOE}		8	ns	2, 3
CE1\ LOW to Low Z, CE2 HIGH to Low Z	t _{LZCE}	3		ns	3
CE1\ HIGH to High Z, CE2 LOW to High Z	t _{HZCE}		15	ns	2, 3
WRITE CYCLE ⁴					
Write Cycle Time	t _{WC}	30		ns	5
CE1\ LOW to Write End, CE2 HIGH to Write End	t _{SCE}	22		ns	
Address Set-Up to Write End	t _{AW}	22		ns	
Address Hold from Write End	t _{HA}	0		ns	
Address Set-Up to Write Start	t _{SA}	0		ns	
WE\ Pulse Width	t _{PWE}	22		ns	
Data Set-up to Write End	t _{SD}	18		ns	
Data Hold from Write End	t _{HD}	0		ns	
WE\ HIGH to Low Z	t _{LZWE}	5		ns	3
WE\ LOW to High Z	t _{HZWE}		8	ns	2, 3

^{1.} Test conditions assume signal transition time of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified $I_{OL}I_{OH}$ and 30pF load capacitance.

^{2.} t_{HZOE}: t_{HZOE}: and t_{HZWE} are specified with a load capacitance of 5pF as in part (b) of AC Test Loads. Transition is measured ±500mV from steady-state voltage.

HZUE: HZUE: HZWE


A. At any given temperature and voltage condition, t_{HZCE} < t_{LZCE}, t_{HZOE} < t_{LZCE}, t_{HZOE} < t_{LZWE} for any given device.

4. The internal write time of the memory is defined by the overlap of CE1\ LOW, CE2 HIGH, and WE\ LOW. CE1\ and WE\ must be LOW and CE2 HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.


^{5.} The minimum write cycle time for Write Cycle No. 3 (WE\ controlled, OE\ LOW) is the sum of t_{HZWE} and t_{SD}.



SWITCHING WAVEFORMS Read Cycle No. 1^{1,2}



Read Cycle No. 2 (OE\ Controlled)^{2,3}




NOTES:


- 1. Device is continuously selected. OE\, CE1\ = $V_{IL}, \ \text{CE2} = V_{IH}.$
- 2. WE\ is HIGH for read cycle.
- 3. Address valid prior to or coincident with CE1\ transition LOW and CE2 transition HIGH.



SWITCHING WAVEFORMS (continued) Write Cycle No. 1 (CE1\ or CE2 Controlled)^{1,2}




Write Cycle No. 2 (WE\ Controlled, OE\ HIGH During Write)^{1,2}




NOTES:

- 1. Data I/O is high impedance if OE\ = VIH.
- $2. \ If \ CE1 \backslash \ goes \ HIGH \ or \ CE2 \ goes \ LOW \ simultaneously \ with \ WE \backslash \ going \ HIGH, \ the \ output \ remains \ in \ a \ high-impedance \ state.$
- 3. During this period the I/Os are in the output state and input signals should not be applied.



SWITCHING WAVEFORMS (continued) Write Cycle No. 3 (WE\ Controlled, OE\ LOW)¹





NOTES:


- 1. If CE1 \setminus goes HIGH or CE2 goes LOW simultaneously with WE \setminus going HIGH, the output remains in a high-impedance state.
- 2. During this period the I/Os are in the output state and input signals should not be applied.

MECHANICAL DEFINITIONS*

ASI Case #111 (Package Designator C)







Detail A

	ASI SPECIFICATIONS				
SYMBOL	MIN	MAX			
Α		0.232			
b	0.014	0.023			
b1	0.038	0.065			
С	0.008	0.015			
D		1.700			
E	0.350	0.405			
E1	0.390	0.420			
е	0.100 BSC				
L	0.125	0.200			
L1	0.150				
Q	0.015	0.060			
S		0.100			
S1	0.005				
S2	0.005				
NOTE: Either configuration in detail A is allowed.					



ORDERING INFORMATION

EXAMPLE: MT5C1008C-30LL/MIL

Device Number	Package Type	Speed ns	Options**	Process	
MT5C1008	С	-30	LL	/*	

*AVAILABLE PROCESSES

MIL = Military Processing (MIL-STD-883, para. 1.2.2 compliant)

-55°C to +125°C

** OPTIONS

LL = 2V Data Retention/Ultra Low Power

NOTE: For other speeds and options, see the MT5C1008 data sheet (available from www.austinsemiconductor.com).